## Notice of References Cited

Application/Control No.

10/017,777

Examiner

Ted T. Vo

Applicant(s)/Patent Under
Reexamination
KUZEMCHAK ET AL.

Art Unit
Page 1 of 1

## **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-5,949,993	09-1999	Fritz, David Carroll	703/22
	В	US-			
	С	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	Н	US-			
	- 1	US-			
	J	US-			
	к	US-			
	L	US-			
-	_M_	-US			

## FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	S					
	Т				·	

## **NON-PATENT DOCUMENTS**

*	Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)					
	U	Guerra et al., "Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification", ACM, pages: 964-969, June 1999.				
	٧	Levitt et al., "A Scalable Formal Verification Methodology for Pipelined Microprocessors", ACM, pages 1-6, 1996.				
	w					
	х					

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.